
Marmara University Electrical-Electronics Eng. Dept.
CSE2003 Digital Design Laboratory Assignment #1
The reports will be uploaded to the UES system in a week
Each student must present their own study.

In this assignment you will implement a D-Latch circuit.Two 1-bit inputs: D and E are directly connected to the inputs. The outputs are Q and the complement of Q. You can find the circuit in the Figure below.



Write your Verilog HDL code in Word (just as a text).